

Navitas

Breaking Speed Limits with GaN Power ICs

March 21st 2016 Dan Kinzer, COO/CTO dan.kinzer@navitassemi.com

Navitas GaN Power IC Navitas GaN Power



The Need for Speed





What is Slowing Us Down?



Wide Bandgap (WBG) Devices: **Physics Drives Switch Performance**

- WBG GaN material allows high electric fields so high carrier density can be achieved
- Two dimensional electron gas with AlGaN/GaN heteroepitaxy structure gives very high mobility in the channel and drain drift region
- Lateral device structure achieves extremely low $\rm Q_g$ and $\rm Q_{\rm OSS}$ and allows integration







Speed Limit? Can Magnetics Rise to the Speed Challenge?

- Boundaries vary with material, DC/AC current mix, power, etc.
- Majority of mass production applications run 65kHz – 150kHz
- 5x frequency increase is within today's capability



Navitas

Removing speed limits:



High Frequency Magnetics 'GaN Optimized'

N59 optimized for 2MHz



3F & 4F up to 10MHz







Breaking Speed Limits: 650V Navitas eMode GaN at 27MHz & 40MHz

Class Phi-2 DC/AC converter: Stanford / Navitas demo

- 50% less loss than RF Si
- 16x smaller package
- Air-core inductors
- Minimal FET loss
- Negligible gate drive loss







Power Loss Breakdown (Active Components)

Speed Limit: Existing GaN Packages Slow, Expensive, Non-Standard





• Through-hole

• High inductance, limits switching frequency



- Cascode (co-pack and/or stacking)
 - Multi-die, additional components
 - Higher cost for dice and assembly



PCB-embedded

• Non-standard, high cost

Removing Speed Limits: Fast, Low Cost, Industry-Standard QFN

- Leadframe-based 5X6mm power package outline
- Low profile, small footprint with HV clearance
- Kelvin source connection for gate drive return
- Low inductance power connections (~0.2nH)
- Low thermal resistance (<2°C/W)
- I/O pins enough for drive functions
- High volume
- Reliable
- Low cost





Speed Limit: Complex Drive

Navitas

- dMode GaN needs extra FET, extra passives, isolation, complex packaging
- Early eMode GaN requires many added circuits:





Creating the World's First AllGaN™ Power ICs



Up to 40MHz switching, 4x higher density & 20% lower system cost

Removing Speed Limits: Navitas GaN Power IC

- Monolithic integration
- 20X lower drive loss than silicon
- Driver impedance matched to power device
- Shorter prop delay than silicon (10ns)
- Zero inductance turn-off loop
- Digital input (hysteretic)
- Rail-rail drive output
- Layout insensitive







Crisp & Efficient Gate Control

- Eliminates gate overshoot and undershoot
- Zero inductance on chip insures no turn-off loss

Discrete Driver & Gal							TELEDYNE LECROY Everywhereyoulook
						9. at 19 at	1 B F A
					V _{GS}		
<u>çı</u>			-1-1-1-1-				
	20	ns/div,	2V/div				
Monolithic GaN IC		r = = = = =		t 10 t 11	V _{GS}		
C1 BwL DCiM 2.00 V/div 0 mV offset					v de V de	Tbase -3 20.0 4 kS 20	1.6 ns Trigger (EDD ns/div Stop 3.48 v GS/s Edge Positive

Speed Limit: Topology Hard-Switch



Primary Switch Power Loss:

$$P_{FET} = P_{COND} + P_{DIODE} + P_{T-ON} + P_{T-OFF} + P_{DR} + P_{QRR} + P_{QOSS}$$

Removing Speed Limits: Topology Hard-Switch -> Soft-Switch

Navitas

Primary Switch Power Loss:

• P_{Qoss}

$$P_{FET} = P_{COND} * k + P_{DIODE} + P_{TOFF} + P_{DR} + P_{QRR} + P_{QOSS}$$

- k-factor >1 due to increased circulating current, duty cycle loss
- P_{T-On} = 0 (soft-switch)
 - $\sqrt{2-3X}$ (silicon devices can have high C_{oss} charging/discharging losses)

Removing Speed Limits: Topology & Switch Hard-Switch -> Soft-Switch with <u>eMode GaN</u>

Primary Switch Power Loss:

Minimized Reduced + P_{DIODE} + P_{T-ON} + P_{T-OFF} + P_{DR} + P_{QRR} + P_{QOSS} $P_{FET} = P_{COND}$ >1 due to increased circulating current, duty cycle loss • k-factor • P_{T-On} = 0 (soft-switch) 10X 2-3X (GaN C_{oss} charging/discharging loss negligible up to 2MHz) • P_{Qoss} Ψ 10X (GaN P_{DR} negligible up to 2MHz) • P_{DRIVER} • P_{QRR} = 0 Ψ 2X (reverse conduction loss reduced by synchronous rectification) • P_{DIODE} = Reduced (limited by I-V crossover loss due to drive loop impedance) • P_{T-OFF}

16

Removing Speed Limits: Topology & Switch & Integration Wavitas Hard-Switch → Soft-Switch with Gan Power IC

Primary Switch Power Loss:





No Bumps in the Road EMI: Smooth, clean, controlled waveforms

- 500V Switching
- No overshoot / spike
- No oscillations
- 'S-curve' transitions
- ZVS Turn-on
- Zero Loss Turn-off
- Sync Rectification
- High frequency
- Small, low cost filter



Removing speed limits: MHz Controllers ... with more, faster to come



Navitas

Speed Limit? SR FETs: Better with GaN

- All relevant FOMs favor GaN at 60V
- R_{DS(ON)} X Q_G reflects drive losses
- R_{DS(ON)} X Q_{OSS} reflects turn-off losses with non-resonant rectification
- R_{DS(ON)} X Q_{RR} reflects stored minority carrier turn-off losses
 - Minimized with deadtime control
- Silicon FETs are in QFN5X6 packages, GaN is WLCSP







= R_{DS(ON)} X Q_G (mohm-nc)

Navitas Speed test: 150W Boundary Conduction Mode (BCM) Boost PFC

- 120V_{AC} = 167-230kHz
- 220V_{AC} = 230-500kHz
- 265V peaks at 1MHz PFC IC (L6562) F_{SW} max

	Pack	R _{DS(ON)} mΩ	Q _G nC	C _{OSS} (er) pF	C _{OSS} (tr) pF	R*Q _G mΩ.nC	R*C _{OSS} (tr) mΩ.pF	R*C _{OSS} (er) _{mΩ.pF}
Navitas	5x6	160	2.5	30	50	400	8,000	4,800
Si CP Series	8x8	180	32	69	180	5,760	32,400	12,400
Si C7 Series	8x8	115	35	53	579	4,025	66,600	6,100
GaN Benefits	>50%	n/a	>10x	>2x	>10x	>10x	>7x	>2.5x



No heatsinks, no forced air, no glue, potting or heat spreaders



Navitas

Input Rectifier Diodes

Speed Test: Silicon Hits the Soft-Switching Speed Limit



120V_{AC}, Si CP partial hard-switching (~200kHz)

- Si C_{OSS} is 50x-100x worse than GaN at V_{DS} < 30V
- High loss due to large stored charge while hard-switching



120V_{AC}, GaN clean ZVS waveforms (~200kHz)

- Turn-off losses are low due to powerful and parasitic-free drive integration with no overshoot
- Near loss-less ZVS turn-on transition
- Minimize deadtime for low reverse conduction loss



Speed Test: Navitas Silicon Hits a Speed Bump ... and GaN Drives On





The Road Ahead...





Questions?

