







# GaNFast™ Power IC with GaNSense™ Technology

## WARRAN GanFast"





QFN 8 x 8 mm

Simplified schematic

#### 1. Features

#### GaNFast™ Power IC

- · Monolithically-integrated gate drive
- Wide V<sub>CC</sub> range (9 to 30 V)
- · Programmable turn-on dV/dt
- · 200 V/ns dV/dt immunity
- · 800 V Transient Voltage Rating
- · 650 V Continuous Voltage Rating
- Low 45 mΩ resistance
- · Zero reverse recovery charge
- · 2 MHz operation

#### GaNSense™ Technology

- · Integrated loss-less current sensing
- · Short-circuit protection
- · Over-temperature protection
- · Autonomous low-current standby mode
- · Auto-standby mode enable input
- Fault output

#### Small, low-profile SMT QFN

- 8 x 8 mm footprint, 0.85 mm profile
- · Minimized package inductance
- · Large cooling pad, low thermal resistance

#### Sustainability

- · RoHS, Pb-free, REACH-compliant
- Up to 40% energy savings vs Si solutions
- System level 4kg CO<sub>2</sub> Carbon Footprint reduction

#### **Product Reliability**

 20-year limited product warranty (see Section 13 for details)

#### 2. Topologies / Applications


- · AC-DC, DC-DC
- ACF, Buck, Boost, Half Bridge, Full Bridge, LLC resonant, Class D, PFC, Motor Drive
- TV SMPS
- · Server, Telecom


## 3. Description

This GaNFast™ power IC integrates a high performance eMode GaN FET with integrated gate drive to achieve unprecedented high-frequency and high efficiency operation. GaNSense™ technology is also integrated which enables real-time, accurate sensing of voltage, current and temperature to further improve performance and robustness not achieved by any discrete GaN or discrete silicon device. GaNSense™ enables integrated loss-less current sensing which eliminates external current sensing resistors and increases system efficiency. GaNSense™ also enables short circuit and over-temperature protection to increase system robustness, while auto-standby mode increases light, tiny & no-load efficiency. These GaN ICs combine the highest dV/dt immunity, high-speed integrated drive and industrystandard low-profile, low-inductance, SMT QFN packaging to enable designers to achieve simple, quick and reliable solutions. Navitas' GaN IC technology extends the capabilities of traditional topologies such as boost, half-bridge, buck, LLC and other resonant converters to reach MHz+ frequencies with very high efficiencies and low EMI to achieve unprecedented power densities at a very attractive cost structure

## 4. Typical Application Circuits

Loss-less Current Sensing









#### 5. Table of Contents

1. Features	1
2. Topologies / Applications	1
3. Description	1
4. Typical Application Circuits	1
5. Table of Contents	2
6. Specifications	3
6.1. Absolute Maximum Ratings(1)	3
6.2. Recommended Operating Conditions <sup>(3)</sup>	4
6.3. ESD Ratings	4
6.4. Thermal Resistance	4
6.5. Electrical Characteristics	5
6.6. Electrical Characteristics (2, cont.)	6
6.7. Electrical Characteristics (3, cont.)	7
6.8. Switching Waveforms	8
6.9. Characteristic Graphs	TBD
7. Pin Configurations and Functions	9
0. Franctional Decemention	40

8.1. Gan Power IC Connections and Component Values
8.2. UVLO Mode14
8.3. Normal Operating Mode15
8.4. Low Power Standby Mode 16
8.5. Programmable Turn-on dV/dt Control 16
8.6. GaNSense™ Technology Loss-Less Current Sensing17
8.7. Over Current Protection (OCP) 18
8.8. Over Temperature Protection (OTP)20
8.9. Drain-to-Source Voltage Considerations 18
9. PCB Layout Guidelines 19
10. Recommended PCB Land Pattern 23
11. Package Outline (Power QFN)24
12. Ordering Information25
13. 20-Year Limited Warranty 25
14. Revision History25





## 6. Specifications

## 6.1. Absolute Maximum Ratings(1)

(with respect to Source (pad) unless noted)

SYMBOL	PARAMETER	MAX	UNITS
V <sub>DS (CONT)</sub>	Drain-to-Source Voltage	-7 to +650	V
V <sub>DS (TRAN)</sub>	Transient Drain-to-Source Voltage <sup>(2)</sup>	800	V
V <sub>cc</sub>	Supply Voltage	30	V
V <sub>DD</sub>	Drive Supply Voltage	7.2	V
R <sub>DD</sub>	Input Voltage	7.2	V
Vstby	Auto-Standby Mode Pin Voltage	-0.6 to +20 or V <sub>CC</sub>	V
$V_{5V}$	5V Pin Voltage	5.6	V
$V_{PWM}$	PWM Input Pin Voltage	-0.6 to +20 or V <sub>CC</sub>	V
V <sub>cs</sub>	CS Pin Voltage	5.6	V
$V_{\overline{FLT}}$	FLT Pin Voltage	5.6	V
I <sub>D</sub>	Continuous Drain Current (@ T <sub>C</sub> = 100°C)	24	Α
I <sub>D</sub> PULSE	Pulsed Drain Current (10 μs @ T <sub>J</sub> = 25°C)	66	Α
dV/dt	Slew Rate	200	V/ns
T <sub>J</sub>	Junction Temperature	-55 to 150	°C
T <sub>STOR</sub>	Storage Temperature	-55 to 150	°C

<sup>(1)</sup> Absolute maximum ratings are stress ratings; devices subjected to stresses beyond these ratings may cause permanent damage.

FINAL Datasheet 3 Rev June 5, 2023

<sup>(2)</sup> V<sub>DS (TRAN)</sub> allows for surge ratings during non-repetitive events that are <100us (for example start-up, line interruption) and repetitive events that are <300ns (for example repetitive leakage inductance spikes). Refer to Section 8.9 for detailed recommended design guidelines.

## 6.2. Recommended Operating Conditions(3)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V <sub>cc</sub>	Supply Voltage	9		24	V
V <sub>PWM</sub>	PWM Input Pin Voltage	0	5	15 or V <sub>CC</sub>	V
V <del>sтву</del>	Auto-Standby Mode Pin Voltage	0	5	15 or V <sub>CC</sub>	V
R <sub>DD</sub>	Gate drive turn-on current set resistor	10	50		Ω
$T_{J}$	Operating Junction Temperature	-40		125	°C

<sup>(3)</sup> Exposure to conditions beyond maximum recommended operating conditions for extended periods of time may affect device reliability.

## 6.3. ESD Ratings

SYMBOL	PARAMETER	MAX	UNITS
HBM	Human Body Model (per JESD22-A114)	2,000	V
CDM	Charged Device Model (per JESD22-C101F)	1,000	V

## 6.4. Thermal Resistance

SYMBOL	PARAMETER	TYP	UNITS
R <sub>eJC</sub>	Junction-to-Case	0.62	°C/W
R <sub>eJA</sub> (4)	Junction-to-Ambient	37.89	°C/W

<sup>(4)</sup> R<sub>BJA</sub> measured on DUT mounted on 40mm x 40mm epoxy FR4 PCB with 6.4mm2 Cu area (1 layer 2 oz Cu)

FINAL Datasheet 4 Rev June 5, 2023





#### 6.5. Electrical Characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	Vcc &	VDD <b>Suppl</b> y	/ Characteris	tics		
V <sub>CCUV+</sub>	V <sub>CC</sub> UVLO Rising Turn-On Threshold	8.15	8.5	8.9	V	
V <sub>CCUV</sub> -	V <sub>CC</sub> UVLO falling Turn-OFF threshold		7.3		V	
I <sub>QCC-STBY</sub>	V <sub>CC</sub> Standby Current		225		μΑ	$\overline{STBY} = 0 \text{ V}, \text{ V}_{PWM} = 0 \text{ V}$
I <sub>QCC</sub>	V <sub>CC</sub> Quiescent Current		430	580	μΑ	$V_{PWM} = 0 \text{ V}, \overline{\text{STBY}} = 5 \text{ V}$
Iqcc	V <sub>CC</sub> Operating Current		745		μΑ	V <sub>PWM</sub> = 5 V, V <sub>DS</sub> = Open
I <sub>QCC-SW</sub>	V <sub>CC</sub> Operating Current		5.7		mA	F <sub>SW</sub> = 1 MHz, V <sub>DS</sub> = Open
$V_{DD}$	V <sub>DD</sub> Supply Voltage	6	6.4	6.6	V	$V_{CC} = 15 \text{ V}, \overline{\text{STBY}} = 5 \text{ V}$
		5V Outpu	t (5V pin)			
$V_{5V}$	5V Output Voltage	4.9	5.1	5.3	V	$V_{CC} = 15 \text{ V}, \overline{\text{STBY}} = 5 \text{ V}$
	Input Logic	c Characte	eristics (PWM,	STBY)		
V <sub>LOGIC-H</sub>	Input Logic High Threshold (rising edge)		2.5	2.7	V	
V <sub>LOGIC-L</sub>	Input Logic Low Threshold (falling edge)	1.1	1.2		V	
V <sub>LOGIC-HYS</sub>	Input Logic Hysteresis		1.3		V	
	Sw	itching Ch	aracteristics			
F <sub>sw</sub>	Switching Frequency			2	MHz	R <sub>DD</sub> = 10 Ω
t <sub>PW</sub>	Pulse width	20			ns	
T <sub>ON</sub>	Turn-on Propagation Delay		22		ns	Fig 1
T <sub>OFF</sub>	Turn-off Propagation Delay		13		ns	Fig 1
T <sub>R</sub>	Drain rise time		6		ns	Fig 1
T <sub>F</sub>	Drain fall time		14		ns	Fig 1

FINAL Datasheet 5 Rev June 5, 2023





## 6.6. Electrical Characteristics (2, cont.)

Typical conditions:  $V_{DS}$ =400V,  $V_{CC}$ =15V,  $F_{SW}$ =1MHz,  $T_{AMB}$ =25°C,  $I_{D}$ =17A (unless otherwise specified)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	Current S	ense Cha	racteristics	(CS pin)		
I <sub>CS</sub>	CS Pin Output Current	1.16	1.25	1.34	mA	V <sub>PWM</sub> = 5 V, I <sub>DS</sub> = 17 A
Offset	CS Output Offset		+14		μΑ	$V_{PWM} = 5 \text{ V}, I_{DS} = 0 \text{ A}$
t <sub>CSDLY</sub>	CS Pin Delay (from $I_{DS}$ to $V_{CS}$ , at 10% rated current)		55		ns	$\begin{aligned} &\text{di/dt} = 40 \text{ A/}\mu\text{s}, \\ &\text{R}_{\text{SET}} = 400 \Omega, C_{\text{CS}} = 25 \text{ pF} \end{aligned}$
	Ov	er-Curre	nt Protectior	1		
V <sub>OCP+</sub>	OCP detection threshold		1.9		٧	di/dt = 0.1 A/ $\mu$ s, R <sub>CS</sub> = 800 Ω, measured at CS pin
	Stand	lby Mode	Characteris	tics		
t <sub>TO_STBY</sub>	Time Out Delay to Enter Standby Mode		80		μs	$V_{PWM} = 0 \text{ V}, \overline{STBY} = 0 \text{ V}$
t <sub>ON_FP</sub>	First Pulse Propagation Delay		20		ns	V <sub>PWM</sub> = 5 V pulse, $\overline{\text{STBY}}$ = 0 V
	Over	-Tempera	ture Protect	ion		
T <sub>OTP+</sub>	OTP Shutdown Threshold		165		°C	
T <sub>OTP_HYS</sub>	OTP Restart Hysteresis		65		°C	
	Short	Circuit F	Protection (S	CP)		
V <sub>SCP+</sub>	V <sub>DS(ON)</sub> short circuit detect threshold		12.5		V	V <sub>CC</sub> independent   V <sub>PWM</sub> = 5 V
t SCP_SDDLY	Shut-Down delay (short circuit during operation)		21		ns	R <sub>DD</sub> independent
	General Fa	ult Prote	ction Charac	cteristics		
t FLT_BLANK	Fault blanking time		103		ns	
t FLT_SIS	S/D delay, Start-Up into O/C or S/C		133		ns	$R_{_{DD}}$ 1 $\Omega$
	Fault (F	LTBAR) F	Pin Characte	ristics		
V <sub>OH</sub>	Output voltage high level		V <sub>5V</sub>		V	No Fault detected OR Fault cleared
V <sub>OL</sub>	Output voltage low level		0		V	Fault detected
t <sub>R</sub>	Output voltage rise time		6		ns	CL = 100 pF
t <sub>F</sub>	Output voltage fall time		6		ns	CL = 100 pF

FINAL Datasheet 6 Rev June 5, 2023



## 6.7. Electrical Characteristics (3, cont.)

Typical conditions:  $V_{DS}$ =400V,  $V_{CC}$ =15V,  $F_{SW}$ =1MHz,  $T_{AMB}$ =25°C,  $I_{D}$ =17A (unless otherwise specified)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	Ga	N FET C	naracteristics	s		
I <sub>DSS</sub>	Drain-Source Leakage Current		2	45	μΑ	$V_{DS} = 650 \text{ V}, V_{PWM} = 0 \text{ V}$
I <sub>DSS</sub>	Drain-Source Leakage Current, TC =150 °C		36		μΑ	$V_{DS} = 650 \text{ V}, V_{PWM} = 0 \text{ V},$ $T_{C} = 150 ^{\circ}\text{C}$
R <sub>DS(ON)</sub>	Drain-Source Resistance		45	55	mΩ	$V_{PWM} = 5 \text{ V}, I_{DS} = 17 \text{ A}$
V <sub>SD</sub>	Source-Drain Reverse Voltage		3		V	$V_{PWM} = 0 \text{ V}, I_{SD} = 17 \text{ A}$
Q <sub>oss</sub>	Output Charge		75		nC	
$Q_{RR}$	Reverse Recovery Charge		0		nC	
Coss	Output Capacitance		96		pF	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V
E <sub>oss</sub>	Energy Stored in Output Capacitance		10		μJ	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V
C <sub>O(er)</sub> (Note 1)	Effective Output Capacitance, Energy Related		124		pF	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V
C <sub>O(tr)</sub> (Note 2)	Effective Output Capacitance, Time Related		188		pF	V <sub>DS</sub> = 400 V, V <sub>PWM</sub> = 0 V

(Note 1):  $C_{O(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

(Note 2):  $C_{\text{O(tr)}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{OSS}}$  while  $V_{\text{DS}}$  is rising from 0 to 400 V

FINAL Datasheet 7 Rev June 5, 2023

## 6.8. Switching Waveforms

 $(T_C = 25 \, {}^{\circ}C \text{ unless otherwise specified})$ 




Fig. 1. Propagation Delay and Rise/Fall Time Definition

FINAL Datasheet 8 Rev June 5, 2023

## 6.9. Characteristic Graphs

(GaN FET, T<sub>C</sub> = 25 °C unless otherwise specified)




Fig. 2. Pulsed Drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at T = 25 °C




Fig. 4. Source-to-drain reverse conduction voltage




Fig. 6.  $V_{\text{LOGIC-H}}$  and  $V_{\text{LOGIC-L}}$  vs. junction temperature (T<sub>J</sub>)




Fig. 3. Pulsed Drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at T = 125 °C




Fig. 5. Drain-to-source leakage current ( $I_{DSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 7. Normalized on-resistance  $(R_{DS(ON)})$  vs. junction temperature  $(T_i)$ 

FINAL Datasheet 9 Rev June 5, 2023

## **Characteristic Graphs (Cont.)**




Fig. 8. Output capacitance  $(C_{OSS})$  vs. drain-to-source voltage  $(V_{DS})$ 




Fig. 10. Charge stored in output capacitance ( $Q_{OSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 12.  $V_{CC}$  quiescent current ( $I_{QCC}$ ) vs. supply voltage ( $V_{CC}$ )




Fig. 9. Energy stored in output capacitance ( $E_{OSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 11.  $V_{CC}$  operating current ( $I_{QCC-SW}$ ) vs. operating frequency ( $F_{SW}$ )




Fig. 13. Vcc stand-by quiescent current (Iqcc) vs. supply voltage (Vcc)

## **Characteristic Graphs (Cont.)**




Fig. 14. Propagation delay ( $T_{ON}$  and  $T_{OFF}$ ) vs. junction temperature ( $T_{I}$ )




Fig. 16. Power dissipation  $(P_{TOT})$  vs. case temperature  $(T_C)$ 




Fig. 18. CS Pin Current Output Drift vs. case temperature (T<sub>C</sub>)




Fig. 15. Slew rate (dV/dt) vs. gate drive turn-on current set resistance ( $R_{DD}$ ) at T = 25 °C




Fig. 17. Max. thermal transient impedance  $(Z_{thJC})$  vs. pulse width  $(t_p)$ 

## 7. Pin Configurations and Functions




Fig. 19. Package Top View

Pin		I/O <sup>(1)</sup>	Description
Number	Symbol	1/0(-)	Description
10, 17	S	G	Connect directly to Source PAD
9	V <sub>DD</sub>	0	Gate drive supply voltage
8	R <sub>DD</sub>	0	Gate drive turn-on current set pin (using R <sub>DD</sub> for dV/dt control)
11	CS	0	GaN FET I <sub>DS</sub> current sensing set pin. Internal current source and external resistor sets current measurement level. External resistor reference is Source
13	5V	0	5V internal supply voltage. Connect 10 nF capacitor between 5V pin and Source.
18 - 29	D	Р	Drain of power FET
12	V <sub>cc</sub>	Р	IC supply voltage. Provided externally.
15	PWM	I	PWM input (wrt Source)
14	STBY	I	Auto-standby mode input. Connect to Source to enable auto-standby.
1 - 6, 16, 30 - 36, PAD	S	G	Source of power FET & IC supply ground. Metal PAD on bottom of package.
7	FLT	0	Fault output, will go from 5V to 0V during OCP, OTP, or ISAT fault conditions.

(5) I = Input, O = Output, P = Power, G = Ground

FINAL Datasheet 12 Rev June 5, 2023



#### 8. Functional Description

The following functional description contains additional information regarding the IC operating modes and pin functionality.

#### 8.1. GaN Power IC Connections and Component Values

The typical connection diagram for this GaN Power IC is shown in Fig. . The IC pins include drain of the GaN power FET (D), source of the GaN power FET (S), IC supply ( $V_{CC}$ ), gate drive supply ( $V_{DD}$ ), gate drive turn-on control SET input ( $R_{DD}$ ), PWM input (PWM), Fault output ( $\overline{FLT}$ ), current sensing output (CS), auto-standby mode input ( $\overline{STBY}$ ), and a 5V supply (5V). The Source pad and Source pins (S) should all be connected to the system PGND. The Source pins (S) should each be connected externally to the Source pad directly underneath the IC. The Drain Pins (D) should all be shorted together in the PCB layout (see Section 9). The external components around the IC include  $V_{CC}$  filter capacitor ( $C_{VCC}$ ) connected between  $V_{CC}$  pin and S,  $V_{DD}$  filter capacitor ( $C_{VDD}$ ) connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  pin, a current sense amplitude set resistor ( $V_{SET}$ ) connected between  $V_{CD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin and  $V_{DD}$  connected between  $V_{DD}$  pin and  $V_{DD}$  pin




Fig. 20. IC connection diagram

The following table (Table I) shows the recommended component values (typical only) for the external components connected to the pins of this GaN power IC. These components should be placed as close as possible to the IC. Please see PCB Layout Guidelines for more information.

SYM	DESCRIPTION	ТҮР	UNITS
C <sub>VCC</sub>	V <sub>CC</sub> supply capacitor	0.1	μF
$C_{VDD}$	V <sub>DD</sub> supply capacitor	0.010	μF
R <sub>DD</sub>	Gate drive turn-on current set resistor	50	Ω
R <sub>SET</sub>	Current sense amplitude set resistor	Depends on system design (See Section 8.6 , Equation 1)	Ω
C <sub>5V</sub>	5V supply capacitor	10 (Max)	nF
R <sub>5V</sub>	5V supply resistor	20	Ω

**Table I.** Recommended component values (typical only).

FINAL Datasheet 13 Rev June 5, 2023

#### 8.2. UVLO Mode

This GaN Power IC includes under-voltage lockout (UVLO) circuits for properly disabling all of the internal circuitry when  $V_{CC}$  is below the  $V_{CCUV+}$  threshold (8.9V, typical) and  $V_{DD}$  is below the  $V_{DDUV+}$  threshold (5V, typical). During UVLO Mode, the internal gate drive and power FET are disabled and  $V_{CC}$  consumes a low quiescent current (240µA, typical). As the  $V_{CC}$  supply voltage increases (Fig. 21), the voltage at the  $V_{DD}$  pin also increases and exceeds  $V_{DDUV+}$ . The  $V_{DD}$  voltage continues to increase with  $V_{CC}$  until it gets limited to a constant voltage level (6.4V, typical) by the internal regulator. The  $V_{CC}$  voltage continues to increase until it exceeds  $V_{CCUV+}$  and the IC enters Normal Operating Mode. The gate drive is enabled and the control signal at the PWM input turns the internal GaN power FET on and off normally. During system power off, when  $V_{CC}$  decreases below the  $V_{CCUV-}$  threshold (7.6V, typical), the gate drive is disabled and the IC enters UVLO Mode.




Fig. 21. UVLO Mode timing diagram

FINAL Datasheet 14 Rev June 5, 2023

### 8.3. Normal Operating Mode

During Normal Operating Mode, all of the internal circuit blocks are active.  $V_{CC}$  is above 9V,  $V_{DD}$  is maintained at 6.4V by the internal voltage regulator, and the internal gate drive and power FET are both enabled. The external PWM signal at the PWM pin determines the frequency and duty-cycle of the internal gate of the power FET. As the PWM voltage toggles above and below the rising and falling input thresholds (2.6V and 1.1V), the internal power FET toggles on and off (Fig. 22). The drain of the power FET then toggles between the source voltage (power ground) and a higher voltage level (650V, max), depending on the external power conversion circuit topology. During each on-time, the CS pin outputs a voltage signal from the internal loss-less current sensing circuit. This circuit measures the current flowing in the GaN power FET without the need for an external current sensing resistor (see section 8.6 GaNSense Technology Loss-Less Current Sensing).




Fig. 22. Normal operating mode timing diagram

FINAL Datasheet 15 Rev June 5, 2023

## 8.4. Low Power Standby Mode

This GaN Power IC includes an autonomous Low Power Standby Mode for disabling the IC and reducing the  $V_{CC}$  current consumption. During Normal Operating Mode, the PWM pin toggles high and low to turn the GaN power FET on and off. If the input pulses at the PWM pin stop and stay below the lower  $V_{PWML}$  turn-off threshold (1.1V, typical) for the duration of the internal timeout standby delay ( $t_{TO\_STBY}$ , 85usec, typical), then the IC will automatically enter Low Power Standby Mode (Fig. 23). This will disable the gate drive and other internal circuitry and reduce the  $V_{CC}$  supply current to a low level (240uA, typical). When the PWM pulses restart, the IC will wake up instantly at the first rising edge of the PWM input and enter Normal Operating Mode again. To enable auto Standby Mode, the auto-standby mode pin  $(\overline{STBY})$  should always be connected to S (set low). To disable auto Standby Mode,  $\overline{STBY}$  pin should be connected to the 5V pin (set high).




Fig. 23. Autonomous Low Power Standby Mode timing diagram

## 8.5. Programmable Turn-on dV/dt Control

During first start-up pulses or during hard-switching conditions, it is desirable to limit the slew rate (dV/dt) of the drain of the power FET during turn-on. This is necessary to reduce EMI or reduce circuit switching noise. To program the turn-on dV/dt rate of the internal power FET, a resistor ( $R_{DD}$ ) is placed in between the  $V_{DD}$  pin and the  $R_{DD}$  pin. This resistor ( $R_{DD}$ ) sets the turn-on current of the internal gate driver and therefore sets the turn-on falling edge dV/dt rate of the drain of the power FET (Fig. 24).




Fig. 24. Turn-on dV/dt slew rate control

FINAL Datasheet 16 Rev June 5, 2023

## 8.6. GaNSense<sup>™</sup> Technology Loss-Less Current Sensing

For many applications it is necessary to sense the cycle-by-cycle current flowing through the power FET. Existing current sensing solutions include placing a current sensing resistor in between the source of the power FET and P<sub>GND</sub>. This resistor method increases system conduction power losses, creates a hotspot on the PCB, and lowers overall system efficiency. To eliminate this external resistor and hotspot, and increase system efficiency, this IC includes GaNSense<sup>TM</sup> Technology for integrated and accurate loss-less current sensing. The current flowing through the internal GaN power FET is sensed internally and then converted to a current at the current sensing output pin (CS). An external resistor (R<sub>SET</sub>) is connected from the CS pin to the S pin and is used to set the amplitude of the CS pin voltage signal (Fig. 25). This allows for the CS pin signal to programmed to work with different controllers with different current sensing input thresholds.




Fig. 25. Current sensing circuit and timing diagram

When comparing GaNSense<sup>TM</sup> Technology versus existing external resistor sensing method (Fig. 26), the total ON resistance,  $R_{ON(TOT)}$ , can be substantially reduced. For a 300W high-frequency boost PFC circuit, for example,  $R_{ON(TOT)}$  is reduced from 95m to 45m. The power loss savings by eliminating the external resistor results in a +0.2% efficiency benefit for the overall system and elimination of the Rcs PCB hotspot.




Fig. 26. External resistor sensing vs. GaNSense™ Technology

FINAL Datasheet 17 Rev June 5, 2023



## GaNSense<sup>™</sup> Technology Loss-Less Current Sensing (cont.)

To select the correct R<sub>SET</sub> resistor value, the following equation (Equation 1) can be used. This equation uses the equivalent desired external current sensing resistor value (R<sub>CS</sub>), together with the gain of the internal sensing circuitry, to generate the equivalent R<sub>SET</sub> resistor value. This R<sub>SET</sub> value will give then give the correct voltage level at the CS pin to be compatible with the internal current sensing threshold of the system controller.

$$I_{OUT} Ratio = \frac{I_{DS}}{I_{CS}} = \frac{17A}{0.00125A} = 13600$$

$$R_{SET} = 13600 * R_{CS}$$

$$13600 * 50m\Omega = 680.\Omega$$

Equation 1. RSET resistor value equation

#### 8.7. Over Current Protection (OCP)

This GaN Power IC includes cycle-by-cycle over-current detection and protection (OCP) circuitry to protect the GaN power FET against high current levels. During the on-time of each switching cycle, should the peak current exceed the internal OCP threshold (2V, typical), then the internal gate drive will turn the GaN power FET off quickly and truncate the on-time period to prevent damage from occurring to the IC. The IC will then turn on again at the next PWM rising edge at the start of the next on-time period (Fig.27). This OCP protection feature will self-protect the IC each switching cycle against fast peak over current events and greatly increase the robustness and reliability of the system. The actual peak current threshold can be calculated using Equation 2 and is a function of the internal current-sensing ratio and the external R<sub>SET</sub> resistor. The internal OCP threshold (2V, typical) is much higher than the OCP thresholds of many popular PWM controllers. This ensures good compatibility of this IC with existing controllers without OCP threshold conflicts. Once an OCP fault is detected, the FLT(BAR) output will be pulled low. The FLT(BAR) pin will remain low until the fault condition is cleared by PWM falling low.




Fig. 27. OCP threshold timing diagram

$$I_{OCP} = \frac{[1.9 \text{ V} \times 13600]}{R_{SFT}}$$

Equation 2. OCP current threshold equation

FINAL Datasheet 18 Rev June 5, 2023

#### 8.8. Short-Circuit Protection (SCP)

This GaN Power IC integrates SCP protection, protecting the GaN power FET from catastrophic destruction during a short circuit event. The  $V_{DS(ON)}$  of the GaN power FET is monitored during each on-time period and compared with a fixed voltage. During a short circuit event, the power FET will saturate and the  $V_{DS(ON)}$  level will not decrease to the  $R_{DS(ON)}$  range. After the power FET gate turns on, for the duration of the fault blanking interval, all Fault signals are blanked, but afterwards, if  $V_{DS}$  is still above  $V_{SCP+}$ , the GaN power FET will be turned off to prevent catastrophic destruction. Subsequent turn on behavior of the GaN power FET is governed by the specific SCP protection mode selected (below).

**Default Mode set in Factory:** The power FET remains OFF until the next Turn-ON pulse at the PWM pin, at which point, the power FET will Turn-ON again. Once a Short Circuit is detected, the FLT(BAR) output will be pulled low. The FLT(BAR) pin will remain low until the fault condition is cleared by PWM falling low.




Figure 28. SCP Cycle-by-Cycle Timing Diagram

**Optional Mode, contact Navitas for Samples:** The power FET will remain Latched-OFF and the FLT(BAR) output will remain pulled low until the fault condition is cleared by PWM remaining low for 30us. If PWM goes high before 30us has elapsed, the latch timer will reset.

FINAL Datasheet 19 Rev June 5, 2023

## 8.9. Over Temperature Protection (OTP)

This GaN Power IC includes over-temperature detection and protection (OTP) circuitry to protect the IC against excessively high junction temperatures (T<sub>J</sub>). High junction temperatures can occur due to overload, high ambient temperatures, and/or poor thermal management. Should T<sub>J</sub> exceed the internal T<sub>OTP+</sub> threshold (160C, typical) then the IC will latch off safely. When T<sub>J</sub> decreases again and falls below the internal T<sub>OTP+</sub> threshold (100C, typical), then the OTP latch will be reset. Until then, internal OTP latch guaranteed to remain in the correct state while V<sub>CC</sub> is greater than 5V. During an OTP event, this GaN IC will latch off and the system V<sub>CC</sub> supply voltage will decrease due to the loss of the aux winding supply. The system V<sub>CC</sub> will fall below the lower UV- threshold of the controller and the high-voltage start-up circuit will turn-on and V<sub>CC</sub> will increase again (Fig. 29). V<sub>CC</sub> will increase above the rising UV+ threshold and the controller turn on again and deliver PWM pulses again. Once an OTP fault is detected, the FLT(BAR) output will be pulled low. The FLT(BAR) pin will remain low until the fault condition is cleared by T<sub>JUNC</sub> decreasing below T<sub>OTP-</sub>.




Fig. 29. OTP threshold timing diagram

FINAL Datasheet 20 Rev June 5, 2023

## 8.10. Drain-to-Source Voltage Considerations

GaN Power ICs have been designed and tested to provide significant design margin to handle transient and continuous voltage conditions that are commonly seen in single-ended topologies, such as quasi-resonant (QR) flyback applications. The different voltage levels and recommended margins in a typical QR flyback can be analyzed using Fig. 30. When the device is switched off, the energy stored in the transformer leakage inductance will cause VDS to overshoot to the level of VSPIKE. The clamp circuit should be designed to control the magnitude of VSPIKE. It is recommended to apply an 80% derating from VDS (TRAN) rating (800V) to 650 V max for repetitive VDS spikes under the worst case steady-state operating conditions. After dissipation of the leakage energy, the device VDS will settle to the level of the bus voltage plus the reflected output voltage which is defined in Fig. 30 as VPLATEAU. It is recommended to design the system such that VPLATEAU follows a typical derating of 80% (520V) from VDS (CONT) (650V). Finally, VDS (TRAN) (800V) rating is also provided for events that occur on a non-repetitive basis, such as line surge, lightning strikes, start-up, over-current, short-circuit, load transient, and output voltage transition. 800V VDS(TRAN) ensures excellent device robustness and no-derating is needed for these non-repetitive events, assuming the surge duration is < 100 µs. For half-bridge based topologies, such as LLC, VDS voltage is clamped to the bus voltage. VDS should be designed such that it meets the VPLATEAU derating quideline (520V).




Fig. 30. QR flyback drain-to-source voltage stress diagram

FINAL Datasheet 21 Rev June 5, 2023







#### 9. PCB Layout Guidelines

For best electrical and thermal results, these PCB layout guidelines (and 4 steps below) must be followed:


- 1) Place IC components as close as possible to the GaN IC. Place R<sub>SET</sub> resistor directly next to CS pin to minimize high frequency switching noise.
- 2) Connect the ground of IC components to Source pin 10 to minimize high frequency switching noise.
- 3) Route all connections on single layer. This allows for large thermal copper areas on other layers.
- 4) Place large copper areas on and around Source pad.
- 5) Place many thermal vias inside Source pad and inside source copper areas.
- 6) Place large as possible copper areas on all other layers (bottom, top, mid1, mid2).




**Step 1**. Place GaN IC and components on PCB. Place components as close as possible to IC!



**Step 2**. Route all connections on single layer. Make large copper areas on and around Source pad!




Step 3. Place many thermal vias inside source pad and inside source copper areas. (dia=0.65mm, hole=0.33mm, pitch=0.925mm, via wall=1mil)



**Step 4**. Place large copper areas on other layers. Make all thermal copper areas as large as possible!

FINAL Datasheet 22 Rev June 5, 2023

#### 10. Recommended PCB Land Pattern




All dimensions are in mm

FINAL Datasheet 23 Rev June 5, 2023



## 11. Package Outline (Power QFN)



SYM	٧	A1	A3	٥	ш	D2	E2	q	9	e1	62	¥	K1	7	α
W	0.80	0.00		7.90	7.90	3.625	6.05	0.25						0.50	
WON	0.85	0.02	0.203 REF	8.00	8.00	3.725	6.15	0.30	0.65 BSC	3.20 BSC	0.35 BSC	0.325 REF	2.75 REF	09'0	0.15 REF
MAX	0.90	0.05		8.10	8.10	3.825	6.25	0.35						0.70	





## 12. Ordering Information

Part Number	Operating Temperature Grade	Storage Temperature Range	Package	MSL Rating	Packing (Tape & Reel)
NV6169-RA	-55°C to +150°C T <sub>CASE</sub>	-55°C to +150°C TCASE	8 x 8 mm PQFN	3	1,000: 7" Reel
NV6169	-55°C to +150°C T <sub>CASE</sub>	-55°C to +150°C T <sub>CASE</sub>	8 x 8 mm PQFN	3	5,000: 13" Reel

## 13. 20-Year Limited Product Warranty

The 20-year limited warranty applies to all packaged Navitas GaNFast Power ICs in mass production, subject to the terms and conditions of, Navitas' express limited product warranty, available at <a href="https://navitassemi.com/terms-conditions">https://navitassemi.com/terms-conditions</a>. The warranted specifications include only the MIN and MAX values only listed in Absolute Maximum Ratings, ESD Ratings and Electrical Characteristics sections of this datasheet. Typical (TYP) values or other specifications are not warranted.



## 14. Revision History

Date	Status	Notes	
Apr. 5, 2022	PRELIMINARY	First publication	
May 2, 2022	PRELIMINARY	Added 20-Year Limited Product Warranty	
June 5, 2023	FINAL	Updated RSON_max spec, updated PCB layout	

#### **Additional Information**

DISCLAIMER Navitas Semiconductor (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties. Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems. Terms and Conditions.

Navitas Semiconductor, Navitas, GaNSense and associated logos are registered trademarks of Navitas.

Copyright ©2023 Navitas Semiconductor. All rights reserved

Contact info@navitassemi.com

FINAL Datasheet 25 Rev June 5, 2023