GeneSiC^{*}

G3F60MT06J


$650 V 55 m\Omega$ SiC MOSFET


Silicon Carbide MOSFET

Trench-Assisted Planar Technology

Features

- Gen3F (3rd Generation) Technology
- Most Stable R_{DS(ON)} over Temperature
- Low Coss, Crss and Balanced Ciss/Crss
- Lower QGD and Balanced RG(INT)
- Electromagnetically Optimized Design
- Robust Body Diode with Low VF and Low QRR
- 100% Avalanche (UIL) Tested
- AEC-Q101 Qualified





Advantages

- Superior Performance and Robustness
- Lowest Conduction Losses at all Temperatures
- Lesser Switching Spikes and Lower Losses
- Faster and More Efficient Switching
- Reduced Ringing
- Ease of Paralleling without Thermal Runaway
- Excellent Power Density and System Efficiency
- Enhanced System Reliability

Applications

- xEV DC-DC
- Server & Telecom Power Supply
- Solar / PV
- Energy Storage System
- Uninterruptible Power Supply
- Class D Amplifiers

Absolute Maximum Ratings (At Tc = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions Values		Unit	Note
Drain-Source Voltage	V _{DS(max)}	V_{GS} = 0 V, I_D = 100 μ A	650 V		
Gate-Source Voltage (Dynamic)	V _{GS(max)}		-10/+22	V	
Gate-Source Voltage (Static)	V _{GS} (op)-ON	Recommended Operation	15 to 18	v	Note 1
	V _{GS(op)} -OFF		-5 to -3	v	
		T_{C} = 25°C, V_{GS} = -5 / +18 V	44		
Continuous Drain Current	I _D	T_{C} = 100°C, V_{GS} = -5 / +18 V	31	Α	Fig. 16
		T_{C} = 135°C, V_{GS} = -5 / +18 V	23		
Pulsed Drain Current	I _{D(pulse)}	$t_P \le 3\mu s$, $D \le 1\%$, V_{GS} = 18 V	75	Α	Note 2
Power Dissipation	PD	T _c = 25°C	155	W	Fig. 17
Non-Repetitive Avalanche Energy	Eas	L = 36 mH, I _{AV} = 3 A	162	mJ	
Operating Junction and Storage Temperature	Tj , T _{stg}		-55 to 175	°C	

Note 1: This product can support 0V turn-off gate drive voltage with optimized PCB layout and gate drive circuit configuration.

Note 2: Pulse Width tP Limited by Tj(max)

SEE IMPORTANT NOTICES AND DISCLAIMERS AT THE END OF THIS DATA SHEET REGARDING THE INFORMATION IN THIS DATA SHEET, THE USE OF OUR PRODUCTS, AND YOUR RESPONSIBILITIES RELATING TO SUCH USE.

Electrical Characteristics (At	T _C = 25°C Unl	ess Otherwise Stated)					
Parameter	Sumbol	Conditions	Values			11	Nata
	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V _{DSS}	V_{GS} = 0 V, I _D = 100 µA	650			V	
Zero Gate Voltage Drain Current	IDSS	V_{DS} = 650 V, V_{GS} = 0 V		1	50	μA	
Gate Source Leakage Current	IGSS	V_{DS} = 0 V, V_{GS} = 22 V			100	nA	
	IGSS	V_{DS} = 0 V, V_{GS} = -10 V			-100		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$	2.2	2.7	4.3	V	Note 3
Transconductance	G 4	V_{DS} = 10 V, I_{D} = 15 A		7.8		S	Fig. 5
	G fs	V _{DS} = 10 V, I _D = 15 A, T _j = 175°C		7.9		5	rig. 5
Drain-Source On-State Resistance		V_{GS} = 18 V, I_{D} = 15 A		55	75		
	R _{DS(ON)}	V _{GS} = 18 V, I _D = 15 A, T _j = 175°C		78		mΩ	Fig. 5-9
	TDS(UN)	V_{GS} = 15 V, I _D = 15 A		68		11132	
		V _{GS} = 15 V, I _D = 15 A, T _j = 175°C		83			
Input Capacitance	Ciss			1322			Fig. 12
Output Capacitance	Coss			90		pF	
Reverse Transfer Capacitance	Crss			4.5			
Coss Stored Energy	Eoss	V _{DS} = 400 V, V _{GS} = 0 V $$		8		μJ	Fig. 13
Coss Stored Charge	Q _{oss}	f = 500 KHz, V _{AC} = 25mV		57		nC	
Effective Output Capacitance (Energy Related)	C _{o(er)}			100		-5	Note 4
Effective Output Capacitance (Time Related)	C _{o(tr)}		142			pF	Note 4
Gate-Source Charge	Q _{gs}	V _{DS} = 400 V, V _{GS} = -5 / +18 V		11			Fig. 11
Gate-Drain Charge	Q _{gd}	$I_D = 15 A$		13		nC	
Total Gate Charge	Qg	Per JEDEC JEP-192		45			
Internal Gate Resistance	R _{G(int)}	V _{GS} = 18 V, f = 1 MHz, V _{AC} = 25 mV		1.8		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	T _i = 25°C, V _{GS} = -5/+18V, R _{G(ext)} = 10 Ω, L =		52			F 04.07
Turn-Off Switching Energy (Body Diode)	Eoff	80.0 μH, I _D = 15 A, V _{DD} = 400 V	27		μJ	Fig. 24-27	
Turn-On Delay Time	t _{d(on)}		25				
Rise Time	tr	- V _{DD} = 400 V, V _{GS} = -5/+18V $-$		11			Fig. 26
Turn-Off Delay Time	t _{d(off)}	- R _{G(ext)} = 10 Ω, L = 80.0 µH, I _D = 15 A $--$ Timing relative to V _{DS} , Inductive load $-$	21			ns	
Fall Time	tr	- Throng relative to VDS, inductive 10au -		9			


Note 3: Tested after applying 30ms pulse at Vgs= +25V


Note 4: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 400V. $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 400V.

Reverse Diode Characteristics


Parameter	Symbol	Conditions		Values			Note
	Symbol	Conditions	Min.	Тур.	Max.	Unit	note
Diode Forward Voltage	N.	V_{GS} = -5 V, I_{SD} = 7 A		4.4		v	Fig. 18-19
	V _{SD}	V_{GS} = -5 V, I_{SD} = 7 A, T_j = 175°C		3.9		v	FIY. 10-11
Continuous Diode Forward Current	I-	V _{GS} = -5 V, T _c = 25°C			25	٨	
	ls	V_{GS} = -5 V, T_{c} = 100°C			15	A	
Diode Pulse Current	I _{S(pulse)}	V _{GS} = -5 V		60		Α	Note 2
Reverse Recovery Time	t _{rr}			5.9		ns	
Reverse Recovery Charge	Qrr	V _{GS} = -5 V, I _{SD} = 15 A, V _R = 400 V dif/dt = 6000 A/µs, T _i = 25°C		61		nC	
Peak Reverse Recovery Current	Irrm	$a_1/a_1 = 0000 A/\mu s, 1j = 25 C$		12		Α	
Reverse Recovery Time	t _{rr}			7		ns	
Reverse Recovery Charge	Qrr	V _{GS} = -5 V, I _{SD} = 15 A, V _R = 400 V dif/dt = 6000 A/µs, T _i = 175°C		116		nC	
Peak Reverse Recovery Current	Irrm	$a_1/a_1 = 0000 \text{ A}/\mu \text{s}, 1_j = 175 \text{ C}$		17.5		Α	


Package Characteristics					
Parameter	Symbol	Conditions	Values	Unit	Note
Max Thermal Resistance, Junction - Case	RthJC-Max	Maximum	0.96	°C/W	Fig. 14
Weight	WT		1.45	g	
Moisture Sensitivity Level	MSL		1		
EMC Material Group			II		






GeneSiC







GeneSiC^{*}



GeneSiC




ØGeneSiC^{*}




Navitas

GeneSiC




ØGeneSiC^{*}



Package Dimensions

TO-263-7 Package Outline



NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.

3. THE SOURCE AND KELVIN-SOURCE PINS ARE NOT INTERCHANGABLE. THEIR EXCHANGE MIGHT LEAD TO MALFUNCTION.

Revision History

Rev 24/Aug: Initial Release (Rev 1.0)

IMPORTANT NOTICES AND DISCLAIMERS

EXCEPT TO THE EXTENT THAT INFORMATION IN THIS DATA SHEET IS EXPRESSLY AND SPECIFICALLY WARRANTED IN WRITING BY NAVITAS SEMICONDUCTOR ("NAVITAS"), EITHER PURSUANT TO THE TERMS AND CONDITIONS OF THE LIMITED WARRANTY CONTAINED IN NAVITAS' STANDARD TERMS AND CONDITIONS OF SALE OR A WRITTEN AGREEMENT SIGNED BY AN AUTHORIZED NAVITAS REPRESENTATIVE, (1) ALL INFORMATION IN THIS DATA SHEET OR OTHER RELIABILITY AND TECHNICAL DATA, AND ANY OTHER DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE OR TOOLS, SAFETY INFORMATION AND OTHER RESOURCES, ARE PROVIDED "AS IS" AND WITH ALL FAULTS; AND (2) NAVITAS MAKES NO WARRANTIES OR REPRESENTATIONS AS TO ANY SUCH INFORMATION OR RESOURCES, IN THIS DATA SHEET OR OTHERWISE, AND HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

CUSTOMER RESPONSIBILITIES. This data sheet and other design resources and information provided by Navitas are intended only for technically trained and skilled developers designing with Navitas- or GeneSiC-branded products ("Products"). Performance specifications and the operating parameters of Products described herein are determined in the independent state and may not perform the same way when installed in customer products. The customer (or other user of this data sheet) is solely responsible for (a) designing, validating and testing the products and systems in which Products are incorporated; (b) designing, validating and testing the application in which Products are incorporated; (c) ensuring the application meets applicable standards and any safety, security, regulatory or other requirements; (d) evaluating the suitability of Products for the intended application and the completeness of the information in this data sheet with respect to such application; (e) procuring and/or developing production firmware, if applicable; and (f) completing system qualification, compliance and safety testing, EMC testing, and any automotive, high-reliability or other system qualifications that apply.

NON-AUTHORIZED USES OF PRODUCTS. Except to the extent expressly provided in a writing signed by an authorized Navitas representative, Products are not designed, authorized or warranted for use in extreme or hazardous conditions; aircraft navigation, communication or control systems; aircraft power and propulsion systems; air traffic control systems; military, weapons, space-based or nuclear applications; life-support devices or systems, including but not limited to devices implanted into the human body and emergency medical equipment; or applications where product failure could lead to death, personal injury or severe property or environmental damage. The customer or other persons using Products in such applications without Navitas' agreement or acknowledgement, as set forth in a writing signed by an authorized Navitas representative, do so entirely at their own risk and agree to fully indemnify Navitas for any damages resulting from such improper use. In order to minimize risks associated with such applications, you should provide adequate design and operating safeguards.

CHANGES TO, AND USE OF, THIS DATA SHEET. This data sheet and accompanying information and resources are subject to change without notice. Navitas grants you permission to use this data sheet and accompanying resources only for the development of an application that uses the Products described herein and subject to the notices and disclaimers set forth above. Any other use, reproduction or display of this data sheet or accompanying resources and information is prohibited. No license is granted to any Navitas intellectual property right or to any third-party intellectual property right. Navitas disclaims any responsibility for, and you will fully indemnify Navitas and its representatives against, any claims, damages, costs, losses and liabilities arising out of your use of this data sheet and any accompanying resources and information.

TERMS AND CONDITIONS. All purchases and sales of Products are subject to <u>Navitas' Standard Terms and Conditions of Sale</u>, including the limited warranty contained therein, unless other terms and conditions have been agreed in a writing signed by an authorized Navitas representative. This data sheet, and Navitas' provision of this data sheet or other information and resources, do not expand or otherwise alter those terms and conditions.

Navitas, GeneSiC, the Navitas and GeneSiC logos, GaNFast, GaNSafe, SICPAK and other Navitas marks used herein are trademarks or registered trademarks of Navitas Semiconductor Limited or its affiliates. Other trademarks used herein are the property of their respective owners.

Copyright © 2024 Navitas Semiconductor Limited and affiliates. All rights reserved.