


## GaNFast™ Power FET


### 1. Features

#### GaNFast™ Power FET


- eMode GaN power FET
- Low 260 mΩ resistance
- 10 MHz switching frequency capability
- Ultra-low gate charge
- Zero reverse recovery charge
- Low output charge
- 800 V Transient Voltage Rating
- 650 V Continuous Voltage Rating
- Source Kelvin (SK) pin for gate noise immunity
- Small, low-profile SMT PQFN
- 5x6 mm PCB footprint
- Minimized package inductance
- Low thermal resistance
- Bottom-side cooled



PQFN 5x6 mm



Package Outline (Top View)



Simplified Schematic

#### Environmental

- RoHS, Pb-free, REACH-compliant

### 2. Topologies / Applications

- AC-DC, DC-DC, DC-AC
- QR flyback, ACF, buck, boost, half bridge, full bridge, LLC resonant, Class D, PFC
- Wireless power
- LED lighting
- Solar Micro-inverters
- TV SMPS
- Server, Telecom

### 3. Description

This GaNFast™ power FET is a high performance eMode GaN FET that achieves excellent high-frequency and high efficiency operation. Features include a simple gate input and a Source Kelvin pin for noise immunity.

This GaN power FET combines the highest dV/dt immunity and industry-standard low-profile, low-inductance, bottom-side cooled SMT QFN packaging to enable designers to achieve simple, quick and reliable solutions.

Navitas' GaN technology extends the capabilities of traditional topologies such as flyback, half-bridge, buck/boost, LLC and other resonant converters to reach MHz+ frequencies with very high efficiencies and low EMI to achieve unprecedented power densities at a very attractive cost structure.

#### 4. Table of Contents

<b>1. Features</b> .....	1	<b>6. Pin Configurations and Functions</b> .....	8
<b>2. Topologies / Applications</b> .....	1	<b>7. Drain-to-Source Voltage Considerations</b> .....	9
<b>3. Description</b> .....	1	<b>8. PCB Layout Guidelines</b> .....	10
<b>4. Table of Contents</b> .....	2	<b>9. Recommended PCB Land Pattern</b> .....	11
<b>5. Specifications</b> .....	3	<b>10. QFN Package Outline</b> .....	12
5.1. Absolute Maximum Ratings <sup>(1)</sup> .....	3	<b>11. Tape and Reel Dimensions</b> .....	13
5.2. Thermal Resistance .....	3	<b>12. Ordering Information</b> .....	14
5.3. Electrical Characteristics .....	4	<b>13. Revision History</b> .....	14
5.4. Characteristic Graphs .....	5		

## 5. Specifications

### 5.1. Absolute Maximum Ratings<sup>(1)</sup>

(with respect to Source (pad) unless noted)

SYMBOL	PARAMETER	MAX	UNITS
$V_{DS(TRAN)}$	Transient Drain-to-Source Voltage <sup>(2)</sup>	800	V
$V_{DS(CONT)}$	Continuous Drain-to-Source Voltage	-7 to +650	V
$V_{GS}$	Continuous Gate-to-Source Voltage	-10 to +7	V
$V_{TGS}$	Transient Gate-to-Source Voltage <sup>(3)</sup>	-20 to +10	V
$I_D$	Continuous Drain Current (@ $T_C = 100^\circ\text{C}$ )	5	A
$I_{D \text{ PULSE}}$	Pulsed Drain Current (10 $\mu\text{s}$ @ $T_J = 25^\circ\text{C}$ )	10	A
dV/dt	Slew Rate on Drain-to-Source	200	V/ns
$T_J$	Operating Junction Temperature	-55 to 150	$^\circ\text{C}$
$T_{STOR}$	Storage Temperature	-55 to 150	$^\circ\text{C}$

(1) Absolute maximum ratings are stress ratings; devices subjected to stresses beyond these ratings may cause permanent damage.

(2)  $V_{DS(TRAN)}$  allows for surge ratings during non-repetitive events that are < 100  $\mu\text{s}$  (for example start-up, line interruption) and repetitive events that are < 100 ns (for example repetitive leakage inductance spikes).

(3) < 1  $\mu\text{s}$

### 5.2. Thermal Resistance

SYMBOL	PARAMETER	TYP	UNITS
$R_{\theta JC}^{(4)}$	Junction-to-Case	2.5	$^\circ\text{C/W}$
$R_{\theta JA}^{(4)}$	Junction-to-Ambient	40	$^\circ\text{C/W}$

(4)  $R_\theta$  measured on DUT mounted on 1 square inch 2 oz Cu (FR4 PCB)

### 5.3. Electrical Characteristics

Typical conditions:  $V_{DS} = 400\text{ V}$ ,  $F_{SW} = 1\text{ MHz}$ ,  $T_{AMB} = 25\text{ °C}$ ,  $I_D = 2.5\text{ A}$  (or specified)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
<b>GaN FET Characteristics</b>						
$I_{DSS}$	Drain-Source Leakage Current		0.1	25	$\mu\text{A}$	$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$
$I_{DSS}$	Drain-Source Leakage Current		5		$\mu\text{A}$	$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_C = 150\text{ °C}$
$R_{DS(ON)}$	Drain-Source Resistance		260	364	$\text{m}\Omega$	$V_{GS} = 7\text{ V}$ , $I_D = 2.5\text{ A}$
$V_{GS(th)}$	Gate Threshold Voltage		1.7	2.8	$\text{V}$	$I_D = 4.5\text{ mA}$ , $V_{DS} = 0.1\text{ V}$
$V_{SD}$	Source-Drain Reverse Voltage		3.2	5	$\text{V}$	$V_{GS} = 0\text{ V}$ , $I_{SD} = 2.5\text{ A}$
$Q_{RR}$	Reverse Recovery Charge		0		$\text{nC}$	
$R_G$	Internal Gate Resistance		0.3		$\Omega$	
$C_{ISS}$	Input Capacitance		42		$\text{pF}$	$V_{DS} = 400\text{ V}$ , $V_{GS} = 0\text{ V}$
$C_{OSS}$	Output Capacitance		12		$\text{pF}$	$V_{DS} = 400\text{ V}$ , $V_{GS} = 0\text{ V}$
$C_{RSS}$	Reverse Transfer Capacitance		0.3		$\text{pF}$	$V_{DS} = 400\text{ V}$ , $V_{GS} = 0\text{ V}$
$Q_G$	Total Gate Charge		1.5		$\text{nC}$	$V_{GS} = 0\text{--}6\text{ V}$ , $I_D = 5\text{ A}$ , $V_{DS} = 400\text{ V}$
$Q_{GD}$	Gate-to-Drain Charge		0.4		$\text{nC}$	$V_{GS} = 0\text{--}6\text{ V}$ , $I_D = 5\text{ A}$ , $V_{DS} = 400\text{ V}$
$Q_{GS}$	Gate-to-Source Charge		0.25		$\text{nC}$	$V_{GS} = 0\text{--}6\text{ V}$ , $I_D = 5\text{ A}$ , $V_{DS} = 400\text{ V}$
$Q_{OSS}$	Output Charge		14		$\text{nC}$	$V_{GS} = 0\text{ V}$ , $V_{DS} = 400\text{ V}$
$C_{O(er)}^{(5)}$	Effective Output Capacitance, Energy Related		25		$\text{pF}$	$V_{DS} = 400\text{ V}$ , $V_{GS} = 0\text{ V}$
$C_{O(tr)}^{(6)}$	Effective Output Capacitance, Time Related		35		$\text{pF}$	$V_{DS} = 400\text{ V}$ , $V_{GS} = 0\text{ V}$

(5)  $C_{O(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

(6)  $C_{O(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

## 5.4. Characteristic Graphs

(GaN FET,  $T_C = 25^\circ\text{C}$  unless otherwise specified)




Fig. 1. Pulsed drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at  $T = 25^\circ\text{C}$




Fig. 2. Pulsed drain current ( $I_D$  PULSE) vs. drain-to-source voltage ( $V_{DS}$ ) at  $T = 150^\circ\text{C}$




Fig. 3. Source-to-drain reverse conduction voltage at  $T = 25^\circ\text{C}$




Fig. 4. Source-to-drain reverse conduction voltage at  $T = 150^\circ\text{C}$




Fig. 5. Drain-to-source leakage current ( $I_{DSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 6. Pulsed drain current ( $I_D$  PULSE) vs. gate-to-source voltage ( $V_{GS}$ )

## Characteristic Graphs (Cont.)




Fig. 7. Gate threshold voltage ( $V_{GS(th)}$ ) vs. junction temperature ( $T_J$ )




Fig. 8. Normalized on-resistance ( $R_{DS(on)}$ ) vs. junction temperature ( $T_J$ )




Fig. 9. Gate-to-source voltage ( $V_{GS}$ ) vs. total gate charge ( $Q_G$ )




Fig. 10. Input Capacitance ( $C_{ISS}$ ), Output capacitance ( $C_{OSS}$ ), Reverse Transfer capacitance ( $C_{RSS}$ ), vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 11. Charge stored in output capacitance ( $Q_{OSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )




Fig. 12. Energy stored in output capacitance ( $E_{OSS}$ ) vs. drain-to-source voltage ( $V_{DS}$ )

## Characteristic Graphs (Cont.)




Fig. 13. Max. thermal transient impedance ( $Z_{thJC}$ ) vs. pulse width ( $t_p$ )






Fig. 14. Safe Operation Area (SOA) @  $T_{CASE} = 25^\circ C$

## 6. Pin Configurations and Functions



Package Top View

Pin Number	Pin Name	Description
1, 2	NC	No connection, leave floating or connect to Source PAD
3	SK	Kelvin sense of FET source. Use for driver connection
4	G	Gate of power FET
5, 6, 7, 8	D	Drain of power FET
PAD	S	Source of power FET. Metal pad on bottom of package.



## 7. Drain-to-Source Voltage Considerations

GaN Power ICs have been designed and tested to provide significant design margin to handle transient and continuous voltage conditions that are commonly seen in single-ended topologies, such as quasi-resonant (QR) flyback applications.

The different voltage levels and recommended margins in a typical QR flyback can be analyzed using Fig. 15. When the device is switched off, the energy stored in the transformer leakage inductance will cause  $V_{DS}$  to overshoot to the level of  $V_{SPIKE}$ . The clamp circuit should be designed to control the magnitude of  $V_{SPIKE}$ . It is recommended to apply an 80% derating from  $V_{DS(TRAN)}$  rating (800V) to 650V max for repetitive  $V_{DS}$  spikes under the worst case steady-state operating conditions. After dissipation of the leakage energy, the device  $V_{DS}$  will settle to the level of the bus voltage plus the reflected output voltage which is defined in Fig. 15 as  $V_{PLATEAU}$ . It is recommended to design the system such that  $V_{PLATEAU}$  follows a typical derating of 80% (520V) from  $V_{DS(CONT)}$  (650V). Finally,  $V_{DS(TRAN)}$  (800V) rating is also provided for events that occur on a non-repetitive basis, such as line surge, lightning strikes, start-up, over-current, short-circuit, load transient, and output voltage transition. 800V  $V_{DS(TRAN)}$  ensures excellent device robustness and no-derating is needed for these non-repetitive events, assuming the surge duration is  $< 100 \mu s$ .

For half-bridge based topologies, such as LLC,  $V_{DS}$  voltage is clamped to the bus voltage.  $V_{DS}$  should be designed such that it meets the  $V_{PLATEAU}$  derating guideline (520V).





Fig. 15. QR flyback drain-to-source voltage stress diagram

## 8. PCB Layout Guidelines


For best electrical and thermal results, the following PCB layout guidelines must be followed:

- 1) Route all connections on single layer. This allows for large thermal copper areas on other layers.
- 2) Place large copper areas on and around Source pad.
- 3) Place many thermal vias inside Source pad and inside source copper areas.
- 4) Place large as possible copper areas on all other layers (bottom, top, mid1, mid2).







## 10. QFN Package Outline



BOTTOM VIEW  
VIEW M-M

	SYMBOL	MIN	NOM	MAX	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.8	0.85	0.9	J	1.95	2.05	2.15
	A1	0	0.035	0.05		K	4.16	4.36
MOLD THICKNESS	A3	---	0.65	---	L	0.625	0.675	0.725
L/F THICKNESS	A3	0.203 REF			M	0.43		
LEAD WIDTH	B	0.4	0.45	0.5	aaa	0.1		
	D	6 BSC			bbb	0.1		
BODY SIZE	X				ccc	0.08		
	Y				ddd	0.1		
LEAD PITCH	e	1.27 BSC			eee	0.1		

## 11. Tape and Reel Dimensions



## 12. Ordering Information

Part Number	Operating Temperature Grade	Storage Temperature Range	Package	MSL Rating	Packing (Tape & Reel)
NV6014-RA	-55 °C to +150 °C T <sub>CASE</sub>	-55 °C to +150 °C T <sub>CASE</sub>	5 x 6 mm QFN	3	1,000 : 7" Reel
NV6014	-55 °C to +150 °C T <sub>CASE</sub>	-55 °C to +150 °C T <sub>CASE</sub>	5 x 6 mm QFN	3	5,000 : 13" Reel

## 13. Revision History

Date	Status	Notes
Jan 28, 2021	PRELIMINARY	First publication
Aug 16, 2022	FINAL	Added SOA curve

## Additional Information

DISCLAIMER Navitas Semiconductor Ltd. (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties.

Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems.

Products supplied under Navitas [Terms and Conditions](#).

Navitas Semiconductor, Navitas, GaNFast and associated logos are registered trademarks of Navitas.

Copyright ©2022 Navitas Semiconductor Ltd. All rights reserved



Navitas Semiconductor Ltd., 22 Fitzwilliam Square South, Saint Peter's, Dublin, D02 FH68, Republic of Ireland.

Contact [info@navitassemi.com](mailto:info@navitassemi.com)